{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T00:04:25Z","timestamp":1725667465241},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/iscas.2011.5937902","type":"proceedings-article","created":{"date-parts":[[2011,7,7]],"date-time":"2011-07-07T13:30:57Z","timestamp":1310045457000},"page":"1672-1675","source":"Crossref","is-referenced-by-count":10,"title":["Thermal-aware energy minimization of 3D-stacked L3 cache with error rate limitation"],"prefix":"10.1109","author":[{"given":"Woojin","family":"Yun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyungsu","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chong-Min","family":"Kyung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"43","article-title":"Low power self refresh mode DRAM with temperature detecting circuit","author":"kagenishi","year":"1993","journal-title":"VLSI Circuits 1993 Digest of Technical Papers 1993 Symposium on"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349323"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/16.678551"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"303","DOI":"10.1109\/SIPS.2006.352599","article-title":"Low-Power High-Throughput BCH Error Correction VLSI Design for Multi-Level Cell NAND Flash Memories","author":"liu","year":"2006","journal-title":"Signal Processing Systems Design and Implementation 2006 SIPS '06 IEEE Workshop on"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484693"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2018865"},{"key":"ref8","first-page":"356","article-title":"Investigation of cell leakage and data retention in eDRAM","author":"hashimoto","year":"2000","journal-title":"Solid-State Circuits Conference 2000 ESSCIRC '00 Proceedings of the 26th European"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251257"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.13"},{"journal-title":"SPEC CPU2000 Benchmark","year":"0","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2006.357915"}],"event":{"name":"2011 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2011,5,15]]},"location":"Rio de Janeiro, Brazil","end":{"date-parts":[[2011,5,18]]}},"container-title":["2011 IEEE International Symposium of Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5910713\/5937406\/05937902.pdf?arnumber=5937902","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T22:57:06Z","timestamp":1497913026000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5937902\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2011.5937902","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}