{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T13:51:02Z","timestamp":1725630662346},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/iscas.2011.5937914","type":"proceedings-article","created":{"date-parts":[[2011,7,7]],"date-time":"2011-07-07T13:30:57Z","timestamp":1310045457000},"page":"1720-1723","source":"Crossref","is-referenced-by-count":3,"title":["An approach based on edge coloring of tripartite graph for designing parallel LDPC interleaver architecture"],"prefix":"10.1109","author":[{"given":"Awais","family":"Sani","sequence":"first","affiliation":[]},{"given":"Philippe","family":"Coussy","sequence":"additional","affiliation":[]},{"given":"Cyrille","family":"Chavet","sequence":"additional","affiliation":[]},{"given":"Eric","family":"Martin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"429","article-title":"Binary de Bruijn on-chip netwok for a flexible multiprocessor LDPC decoder","author":"moussa","year":"2008","journal-title":"45 th AcmiIEEE Dac"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243815"},{"key":"ref12","article-title":"Probabilistic Reasoning in Intelligent Systems: Networks of Plausible reference","author":"pearl","year":"1988","journal-title":"Morgan Kaufmann"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/BF00998632"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1137\/0211043"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2004.833353"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2010.5495535"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537955"},{"year":"2006","key":"ref4","article-title":"Wireless LAN Medium Access Control and Physical Layer specifications: Enhancements for Higher Throughput"},{"journal-title":"DVB Documents","article-title":"Frame structure channel coding and modulation for the second generation digital terrestrial television broadcasting system (DVB-T2)","year":"2008","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817545"},{"key":"ref5","first-page":"100","article-title":"Air interface for fixed and mobile broadband wireless access systems","year":"2005","journal-title":"P802 16e\/D12 Draft"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.109"},{"key":"ref7","first-page":"113","article-title":"A FPGA and ASIC implementation of rate 1\/2 8088-b irregular low density parity check decoder","author":"chen","year":"2003","journal-title":"Proc Global Telecommunications Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1981.1056404"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"ref9","first-page":"291","article-title":"Implementation Issues of Scalable LDPC-Decoders","author":"kienle","year":"2003","journal-title":"Proc 3rd Int Symp on Turbo Codes & Related Topics"}],"event":{"name":"2011 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2011,5,15]]},"location":"Rio de Janeiro, Brazil","end":{"date-parts":[[2011,5,18]]}},"container-title":["2011 IEEE International Symposium of Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5910713\/5937406\/05937914.pdf?arnumber=5937914","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T06:20:01Z","timestamp":1490077201000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5937914\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iscas.2011.5937914","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}