{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T12:25:13Z","timestamp":1775219113149,"version":"3.50.1"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/iscas.2011.5938045","type":"proceedings-article","created":{"date-parts":[[2011,7,7]],"date-time":"2011-07-07T13:30:57Z","timestamp":1310045457000},"page":"2233-2236","source":"Crossref","is-referenced-by-count":23,"title":["3D monolithic integration"],"prefix":"10.1109","author":[{"given":"P.","family":"Batude","sequence":"first","affiliation":[]},{"given":"M.","family":"Vinet","sequence":"additional","affiliation":[]},{"given":"A.","family":"Pouydebasque","sequence":"additional","affiliation":[]},{"given":"C.","family":"Le Royer","sequence":"additional","affiliation":[]},{"given":"B.","family":"Previtali","sequence":"additional","affiliation":[]},{"given":"C.","family":"Tabone","sequence":"additional","affiliation":[]},{"given":"J.-M.","family":"Hartmann","sequence":"additional","affiliation":[]},{"given":"L.","family":"Sanchez","sequence":"additional","affiliation":[]},{"given":"L.","family":"Baud","sequence":"additional","affiliation":[]},{"given":"V.","family":"Carron","sequence":"additional","affiliation":[]},{"given":"A.","family":"Toffoli","sequence":"additional","affiliation":[]},{"given":"F.","family":"Allain","sequence":"additional","affiliation":[]},{"given":"V.","family":"Mazzocchi","sequence":"additional","affiliation":[]},{"given":"D.","family":"Lafond","sequence":"additional","affiliation":[]},{"given":"S.","family":"Deleonibus","sequence":"additional","affiliation":[]},{"given":"O.","family":"Faynot","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"advances in 3D monolithic integration","author":"batude","year":"0","journal-title":"2009 IEEE International Electron Devices Meeting (IEDM) IEDM"},{"key":"ref11","author":"bobba","year":"0","journal-title":"CELONCEL Effective Design Technique for 3D Monolithic Integration Targeting High Performance Integrated Circuits to be published in 16th Asia and South Pacific Design Automation Conference ASP-DAC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796670"},{"key":"ref13","first-page":"166","article-title":"GeOI and SOI 3D monolithic cell integrations for high density applications","author":"batude","year":"0","journal-title":"Symposium on VLSI Technology"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609348"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1149\/1.2982853"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2006.883286"},{"key":"ref5","volume":"80","author":"son","year":"0","journal-title":"Symp VLSI Technol Digest Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDER.2005.1546674"},{"key":"ref7","first-page":"82","article-title":"High Speed and Highly Cost effective 72M bit density S3 SRAM Technology with Doubly Stacked Si Layers, Peripheral only CoSix layers and Tungsten Shunt W\/L Scheme for Standalone and Embedded Memory","author":"jung","year":"0","journal-title":"IEEE Symposium on VLSI Technology"},{"key":"ref2","article-title":"Highly cost effective and high performance 65nm S3 (stacked single-crystal Si) SRAM technology with 25F2, 0.16um2 cell and doubly stacked SSTFT cell transistors for ultra high density and high speed applications","volume":"220","author":"jung","year":"0","journal-title":"Symp VLSI Technol Digest Tech Papers"},{"key":"ref1","first-page":"602","article-title":"3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration","volume":"89","year":"0","journal-title":"Proceedings of the IEEE"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IWJT.2004.1306748"}],"event":{"name":"2011 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Rio de Janeiro, Brazil","start":{"date-parts":[[2011,5,15]]},"end":{"date-parts":[[2011,5,18]]}},"container-title":["2011 IEEE International Symposium of Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5910713\/5937406\/05938045.pdf?arnumber=5938045","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T06:25:36Z","timestamp":1490077536000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5938045\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2011.5938045","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}