{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T10:15:41Z","timestamp":1725704141245},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/iscas.2011.5938047","type":"proceedings-article","created":{"date-parts":[[2011,7,7]],"date-time":"2011-07-07T13:30:57Z","timestamp":1310045457000},"page":"2241-2244","source":"Crossref","is-referenced-by-count":3,"title":["Parallel memristors: Improving variation tolerance in memristive digital circuits"],"prefix":"10.1109","author":[{"given":"Jeyavijayan","family":"Rajendran","sequence":"first","affiliation":[]},{"given":"Ramesh","family":"Karri","sequence":"additional","affiliation":[]},{"given":"Garrett S.","family":"Rose","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.49"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837495"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2008.4687366"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1088\/0143-0807\/30\/4\/001"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2010.5430304"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2008.4585796"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2010.5430320"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687491"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537010"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"3640","DOI":"10.1021\/nl901874j","article-title":"Memristor- CMOS Hybrid Integrated Circuits for Reconfigurable Logic","author":"xia","year":"2009","journal-title":"Nano Letters"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1021\/nl904092h"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2010.5510933"}],"event":{"name":"2011 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2011,5,15]]},"location":"Rio de Janeiro, Brazil","end":{"date-parts":[[2011,5,18]]}},"container-title":["2011 IEEE International Symposium of Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5910713\/5937406\/05938047.pdf?arnumber=5938047","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T22:57:00Z","timestamp":1497913020000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5938047\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas.2011.5938047","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}