{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,22]],"date-time":"2025-11-22T16:54:06Z","timestamp":1763830446835,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/iscas.2011.5938077","type":"proceedings-article","created":{"date-parts":[[2011,7,7]],"date-time":"2011-07-07T13:30:57Z","timestamp":1310045457000},"page":"2361-2364","source":"Crossref","is-referenced-by-count":53,"title":["Design rules for Quantum-dot Cellular Automata"],"prefix":"10.1109","author":[{"given":"Weiqiang","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maire","family":"O'Neill","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Earl E.","family":"Swartzlander","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/1097-007X(200101\/02)29:1<49::AID-CTA132>3.0.CO;2-1"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.21"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"443","DOI":"10.1109\/TNANO.2004.834177","article-title":"A method of majority logic reduction for quantum cellular automata","volume":"3","author":"zhang","year":"2004","journal-title":"IEEE Trans Nanotechnol"},{"key":"ref6","first-page":"1214","article-title":"Towards designing robust QCA architectures in the presence of sneak noise paths","volume":"2","author":"kim","year":"2005","journal-title":"Proc Des Autom Test Europe Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.53"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/PHYCMP.1994.363705"},{"key":"ref12","first-page":"37","article-title":"A low-power bit-serial multiplier for finite fields $GF(2^{m})$","author":"gro\u00dfschadl","year":"2001","journal-title":"Proc IEEE Int Symp Circuits and Syst (ISCAS)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1350763.1350769"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347937"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.875791"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2010.5697740"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/4\/1\/004"}],"event":{"name":"2011 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2011,5,15]]},"location":"Rio de Janeiro, Brazil","end":{"date-parts":[[2011,5,18]]}},"container-title":["2011 IEEE International Symposium of Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5910713\/5937406\/05938077.pdf?arnumber=5938077","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T22:57:03Z","timestamp":1497913023000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5938077\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2011.5938077","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}