{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:41:02Z","timestamp":1725612062855},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/iscas.2011.5938201","type":"proceedings-article","created":{"date-parts":[[2011,7,7]],"date-time":"2011-07-07T17:30:57Z","timestamp":1310059857000},"page":"2857-2860","source":"Crossref","is-referenced-by-count":6,"title":["A novel method of synthesizing reversible logic"],"prefix":"10.1109","author":[{"given":"Yu","family":"Pang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinzhao","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sayeeda","family":"Sultana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Katarzyna","family":"Radecka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364652"},{"key":"ref3","first-page":"56","article-title":"Spectral techniques for reversible logic synthesis","author":"miller","year":"2003","journal-title":"6th International Symposium on Representations and Methodology of Future Computing Technology"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2010.5724427"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"270","DOI":"10.1145\/1629911.1629984","article-title":"bdd-based synthesis of reversible logic for large functions","author":"wille","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.871622"},{"key":"ref8","first-page":"220","article-title":"RevLib: An online resource for reversible functions and reversible circuits","author":"wille","year":"0","journal-title":"Int'l Symp on Multi-Valued Logic"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2009.5395805"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"96","DOI":"10.1145\/1228784.1228812","article-title":"Exact SAT -based toffoli network synthesis","author":"grosse","year":"2007","journal-title":"Great Lakes Symposium"},{"journal-title":"Reversible logic synthesis benchmarks page","year":"2005","author":"maslov","key":"ref9"},{"key":"ref1","first-page":"353","article-title":"Reversible logic circuit synthesis","author":"shende","year":"2002","journal-title":"Int'l Conf on CAD"}],"event":{"name":"2011 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2011,5,15]]},"location":"Rio de Janeiro, Brazil","end":{"date-parts":[[2011,5,18]]}},"container-title":["2011 IEEE International Symposium of Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5910713\/5937406\/05938201.pdf?arnumber=5938201","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T02:57:05Z","timestamp":1497927425000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5938201\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2011.5938201","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}