{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T07:38:54Z","timestamp":1729669134704,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/iscas.2012.6271459","type":"proceedings-article","created":{"date-parts":[[2012,8,22]],"date-time":"2012-08-22T16:02:44Z","timestamp":1345651364000},"page":"1235-1238","source":"Crossref","is-referenced-by-count":4,"title":["A fast and compact circuit for integer square root computation based on Mitchell logarithmic method"],"prefix":"10.1109","author":[{"given":"Joshua Yung Lih","family":"Low","sequence":"first","affiliation":[]},{"given":"Ching Chuen","family":"Jong","sequence":"additional","affiliation":[]},{"given":"Jeremy Yung Shern","family":"Low","sequence":"additional","affiliation":[]},{"given":"Thian Fatt","family":"Tay","sequence":"additional","affiliation":[]},{"given":"Chip-Hong","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"crossref","first-page":"1389","DOI":"10.1109\/TC.2002.1146705","article-title":"Diminished-one modulo 2n+1 adder design","volume":"51","author":"vergos","year":"2002","journal-title":"IEEE Trans Comp"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/78.655432"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2164159"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1244940"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/WiCom.2008.558"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2035270"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCDCS.2000.869869"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.54"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.127"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.882887"},{"key":"7","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1109\/T-C.1970.222874","article-title":"generation of products and quotients using approximate binary logarithms for digital filtering applications","volume":"c 19","author":"hall","year":"1970","journal-title":"IEEE Transactions on Computers"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1965.264080"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1962.5219391"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2010.2056921"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1244940"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1999.867287"}],"event":{"name":"2012 IEEE International Symposium on Circuits and Systems - ISCAS 2012","start":{"date-parts":[[2012,5,20]]},"location":"Seoul, Korea (South)","end":{"date-parts":[[2012,5,23]]}},"container-title":["2012 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6257548\/6270389\/06271459.pdf?arnumber=6271459","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T23:10:07Z","timestamp":1498000207000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6271459\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iscas.2012.6271459","relation":{},"subject":[],"published":{"date-parts":[[2012,5]]}}}