{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T19:42:51Z","timestamp":1725651771787},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/iscas.2012.6271498","type":"proceedings-article","created":{"date-parts":[[2012,8,22]],"date-time":"2012-08-22T12:02:44Z","timestamp":1345636964000},"page":"1371-1374","source":"Crossref","is-referenced-by-count":1,"title":["A 5-10GHz low power bang-bang all digital PLL based on programmable digital loop filter"],"prefix":"10.1109","author":[{"given":"Sally","family":"Safwat","sequence":"first","affiliation":[]},{"given":"Amr","family":"Lotfy","sequence":"additional","affiliation":[]},{"given":"Maged","family":"Ghoneima","sequence":"additional","affiliation":[]},{"given":"Yehea","family":"Ismail","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"340","article-title":"A low-noise, wide-BW 3.6GHz digital fractional-N frequency synthesizer with a noise-shaping time-todigital converter and quantization noise cancellation","author":"hsu","year":"2008","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433839"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910966"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICEAC.2011.6136676"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405739"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2082272"},{"key":"4","first-page":"344","article-title":"A 3GHz fractional-N alldigital PLL with Precise time-to-digital converter calibration and mismatch correction","author":"weltin-wu","year":"2008","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.883197"},{"key":"8","first-page":"711","article-title":"Modeling of jitter in bang-bang clock and data recovery circuits","author":"lee","year":"2003","journal-title":"Proceedings of the IEEE Custom Integrated Circuits Conference 2003"}],"event":{"name":"2012 IEEE International Symposium on Circuits and Systems - ISCAS 2012","start":{"date-parts":[[2012,5,20]]},"location":"Seoul, Korea (South)","end":{"date-parts":[[2012,5,23]]}},"container-title":["2012 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6257548\/6270389\/06271498.pdf?arnumber=6271498","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T18:17:57Z","timestamp":1490120277000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6271498\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2012.6271498","relation":{},"subject":[],"published":{"date-parts":[[2012,5]]}}}