{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:13:49Z","timestamp":1730272429949,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/iscas.2012.6271995","type":"proceedings-article","created":{"date-parts":[[2012,8,22]],"date-time":"2012-08-22T16:02:44Z","timestamp":1345651364000},"page":"317-320","source":"Crossref","is-referenced-by-count":2,"title":["A 25 Gb\/s full-rate CDR circuit based on quadrature phase generation in data path"],"prefix":"10.1109","author":[{"given":"Arash","family":"Zargaran-Yazd","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shahriar","family":"Mirabbasi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746261"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2148530"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884389"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031042"},{"key":"2","first-page":"366","article-title":"A 78mW 11.8Gb\/s serial link transceiver with adaptive RX equalization and baudrate CDR in 32nm CMOS","author":"spagna","year":"2010","journal-title":"ISSCC"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2010.5434377"},{"key":"10","first-page":"458","article-title":"A 2.6mW 370MHz-to-2.5GHz open-loop quadrature clock generator","author":"hyoun kim","year":"2008","journal-title":"ISSCC"},{"year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014203"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746257"},{"key":"4","first-page":"2421","article-title":"A 2 x 25-Gb\/s receiver with 2:5 DMUX for 100-Gb\/s ethernet","volume":"45","author":"wu","year":"2010","journal-title":"JSSC"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2008.2011366"},{"key":"8","first-page":"446","article-title":"A 10 Gb\/s lowpower serdes receiver based on a hybrid speculative\/SAR digitization technique","author":"zargaran-yazd","year":"2011","journal-title":"ISCAS"}],"event":{"name":"2012 IEEE International Symposium on Circuits and Systems - ISCAS 2012","start":{"date-parts":[[2012,5,20]]},"location":"Seoul, Korea (South)","end":{"date-parts":[[2012,5,23]]}},"container-title":["2012 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6257548\/6270389\/06271995.pdf?arnumber=6271995","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T02:17:21Z","timestamp":1490149041000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6271995\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2012.6271995","relation":{},"subject":[],"published":{"date-parts":[[2012,5]]}}}