{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T16:40:23Z","timestamp":1783788023411,"version":"3.55.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/iscas.2012.6272020","type":"proceedings-article","created":{"date-parts":[[2012,8,22]],"date-time":"2012-08-22T12:02:44Z","timestamp":1345636964000},"page":"3258-3261","source":"Crossref","is-referenced-by-count":5,"title":["Identification of soft error glitch-propagation paths: Leveraging SAT solvers"],"prefix":"10.1109","author":[{"given":"Ghaith","family":"Bany Hamad","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Otmane","family":"Ait Mohamed","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Syed","family":"Rafay Hasan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yvon","family":"Savaria","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","first-page":"767","author":"miskov-zivanov","year":"0","journal-title":"MARS-C Modeling and Reduction of Soft Errors in Combinational Circuits"},{"key":"2","first-page":"893","author":"miskov-zivanov","year":"0","journal-title":"MARS-S Modeling and Reduction of Soft Errors in Seq Circuits"},{"key":"10","first-page":"358","author":"bany hamad","year":"2011","journal-title":"Yvon Savaria SEGP-Finder Tool for Identification of Soft Error Glitch-Propagating Paths at Gate Level"},{"key":"1","author":"shubu mukherjee","year":"0","journal-title":"Architecture Design for Soft Errors"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2038553"},{"key":"6","article-title":"Multiway Decision Graphs for Automated Hardware verification","author":"corella","year":"1994","journal-title":"Journal of Formal Methods in System Design"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2009.08.006"},{"key":"4","first-page":"755","author":"zhang","year":"2006","journal-title":"FASER Fast Analysis of Soft Error Susceptibility for Cell-Based Designs"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1504\/IJCCBS.2012.045074"},{"key":"8","doi-asserted-by":"crossref","first-page":"132","DOI":"10.1109\/ASYNC.2003.1199173","article-title":"Delayinsensitive, point-to-point interconnect using m-of-n codes","author":"bainbridge","year":"2003","journal-title":"Asynchronous Circuits and Systems"}],"event":{"name":"2012 IEEE International Symposium on Circuits and Systems - ISCAS 2012","location":"Seoul","start":{"date-parts":[[2012,5,20]]},"end":{"date-parts":[[2012,5,23]]}},"container-title":["2012 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6257548\/6270389\/06272020.pdf?arnumber=6272020","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T19:10:07Z","timestamp":1497985807000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6272020\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2012.6272020","relation":{},"subject":[],"published":{"date-parts":[[2012,5]]}}}