{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,17]],"date-time":"2026-09-17T03:29:57Z","timestamp":1789615797686,"version":"build-2803163510"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/iscas.2012.6272069","type":"proceedings-article","created":{"date-parts":[[2012,8,22]],"date-time":"2012-08-22T12:02:44Z","timestamp":1345636964000},"page":"480-483","source":"Crossref","is-referenced-by-count":17,"title":["Lower-bits cache for low power STT-RAM caches"],"prefix":"10.1109","author":[{"given":"Junwhan","family":"Ahn","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kiyoung","family":"Choi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993623"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"12","author":"wu","year":"2009","journal-title":"Power and Performance of Read-write Aware Hybrid Caches with Non-volatile Memories"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2009.0091"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816012"},{"key":"1","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.8"},{"key":"7","author":"thoziyoor","year":"2008","journal-title":"CACTI 5 1"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"5","author":"joo","year":"2010","journal-title":"Energyand Endurance-aware Design of Phase Change Memory Caches"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2035509"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"}],"event":{"name":"2012 IEEE International Symposium on Circuits and Systems - ISCAS 2012","location":"Seoul, Korea (South)","start":{"date-parts":[[2012,5,20]]},"end":{"date-parts":[[2012,5,23]]}},"container-title":["2012 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6257548\/6270389\/06272069.pdf?arnumber=6272069","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T19:10:01Z","timestamp":1497985801000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6272069\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2012.6272069","relation":{},"subject":[],"published":{"date-parts":[[2012,5]]}}}