{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,20]],"date-time":"2026-06-20T16:20:59Z","timestamp":1781972459847,"version":"3.54.5"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/iscas.2012.6272072","type":"proceedings-article","created":{"date-parts":[[2012,8,22]],"date-time":"2012-08-22T12:02:44Z","timestamp":1345636964000},"page":"49-52","source":"Crossref","is-referenced-by-count":45,"title":["Pipelined adder graph optimization for high speed multiple constant multiplication"],"prefix":"10.1109","author":[{"given":"Martin","family":"Kumm","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Peter","family":"Zipf","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mathias","family":"Faust","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chip-Hong","family":"Chang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"13","year":"2011"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/82.466647"},{"key":"12","author":"parhi","year":"1999","journal-title":"VLSI Digital Signal Processing Systems Design and Implementation"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2010.32"},{"key":"2","author":"johansson","year":"2008","journal-title":"Low Power and Low Complexity Shift-and-add Based Computations"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1240233.1240234"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132698"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1049\/ip-vis:20045133"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2006.342540"},{"key":"5","year":"2011","journal-title":"Voronenko"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537658"},{"key":"9","first-page":"609","article-title":"Optimization of gatelevel area in high throughput multiple constant multiplications","author":"aksoy","year":"2011","journal-title":"Proc Europ Conf Circuit Theory Design"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/697625"}],"event":{"name":"2012 IEEE International Symposium on Circuits and Systems - ISCAS 2012","location":"Seoul, Korea (South)","start":{"date-parts":[[2012,5,20]]},"end":{"date-parts":[[2012,5,23]]}},"container-title":["2012 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6257548\/6270389\/06272072.pdf?arnumber=6272072","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T21:32:51Z","timestamp":1490131971000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6272072\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2012.6272072","relation":{},"subject":[],"published":{"date-parts":[[2012,5]]}}}