{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T14:59:34Z","timestamp":1729609174617,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/iscas.2012.6272073","type":"proceedings-article","created":{"date-parts":[[2012,8,22]],"date-time":"2012-08-22T12:02:44Z","timestamp":1345636964000},"page":"492-495","source":"Crossref","is-referenced-by-count":1,"title":["Energy-delay efficient asynchronous-logic 16&amp;#x00D7;16-bit pipelined multiplier based on Sense Amplifier-Based Pass Transistor Logic"],"prefix":"10.1109","author":[{"given":"Weng-Geng","family":"Ho","sequence":"first","affiliation":[]},{"given":"Kwen-Siong","family":"Chong","sequence":"additional","affiliation":[]},{"given":"Tong","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Bah-Hwee","family":"Gwee","sequence":"additional","affiliation":[]},{"given":"Joseph S.","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903039"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014206"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2006649"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013772"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511674730"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.875789"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2159284"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916616"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937968"},{"key":"8","doi-asserted-by":"crossref","first-page":"883","DOI":"10.1109\/TVLSI.2008.2012054","article-title":"Asynchronous computing in Sense Amplified-Based Pass Transistor Logic","volume":"17","author":"liu","year":"2009","journal-title":"IEEE Trans Very Large Scale Integr (VLSI] Syst"}],"event":{"name":"2012 IEEE International Symposium on Circuits and Systems - ISCAS 2012","start":{"date-parts":[[2012,5,20]]},"location":"Seoul, Korea (South)","end":{"date-parts":[[2012,5,23]]}},"container-title":["2012 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6257548\/6270389\/06272073.pdf?arnumber=6272073","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T19:10:02Z","timestamp":1497985802000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6272073\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2012.6272073","relation":{},"subject":[],"published":{"date-parts":[[2012,5]]}}}