{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T03:44:23Z","timestamp":1725680663257},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/iscas.2012.6272100","type":"proceedings-article","created":{"date-parts":[[2012,8,22]],"date-time":"2012-08-22T12:02:44Z","timestamp":1345636964000},"page":"592-595","source":"Crossref","is-referenced-by-count":3,"title":["Verification of fixed-point datapaths with comparator units using Constrained Arithmetic Transform (CAT)"],"prefix":"10.1109","author":[{"given":"O.","family":"Sarbishei","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Radecka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2049154"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/171027"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722233"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2010.5496667"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/78.492531"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065699"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013998"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/12.295857"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.853908"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855935"},{"key":"10","first-page":"22","article-title":"Modular-HED: A canonical decision diagram for modular equivalence verification of polynomial functions","author":"alizadeh","year":"2008","journal-title":"fifth Workshop on Constraints in Formal Verification (CFV)"},{"journal-title":"Practical Optimization A Gentle Introduction","year":"2006","author":"chinneck","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2049154"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2041839"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.873887"},{"journal-title":"Taylor Expansion Diagrams A Canonical Representation for Verification of Data Flow Designs","year":"2006","author":"ciesielski","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654270"}],"event":{"name":"2012 IEEE International Symposium on Circuits and Systems - ISCAS 2012","start":{"date-parts":[[2012,5,20]]},"location":"Seoul, Korea (South)","end":{"date-parts":[[2012,5,23]]}},"container-title":["2012 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6257548\/6270389\/06272100.pdf?arnumber=6272100","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T20:37:21Z","timestamp":1490128641000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6272100\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iscas.2012.6272100","relation":{},"subject":[],"published":{"date-parts":[[2012,5]]}}}