{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T07:37:27Z","timestamp":1725435447143},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/iscas.2013.6571853","type":"proceedings-article","created":{"date-parts":[[2013,8,14]],"date-time":"2013-08-14T15:40:23Z","timestamp":1376494823000},"page":"353-356","source":"Crossref","is-referenced-by-count":0,"title":["Low power sub-threshold asynchronous QDI Static Logic Transistor-level Implementation (SLTI) 32-bit ALU"],"prefix":"10.1109","author":[{"family":"Weng-Geng Ho","sequence":"first","affiliation":[]},{"family":"Kwen-Siong Chong","sequence":"additional","affiliation":[]},{"family":"Bah-Hwee Gwee","sequence":"additional","affiliation":[]},{"given":"Joseph S.","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903039"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838019"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511674730"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2022531"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2181678"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2159284"},{"journal-title":"Sub-threshold Designs for Ultra Low-power Systems","year":"2006","author":"wang","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825246"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.875789"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916616"},{"key":"11","first-page":"376","article-title":"A powerefficient integrated input\/output completion detection circuit for asynchronous-logic quasi-delay-insensitive per-charged half-buffer","author":"ho","year":"2011","journal-title":"IEEE Int Symp Integr Circuits (ISIC)"}],"event":{"name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2013,5,19]]},"location":"Beijing","end":{"date-parts":[[2013,5,23]]}},"container-title":["2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6560459\/6571764\/06571853.pdf?arnumber=6571853","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T21:18:36Z","timestamp":1490217516000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6571853\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2013.6571853","relation":{},"subject":[],"published":{"date-parts":[[2013,5]]}}}