{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T22:48:01Z","timestamp":1747867681957,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/iscas.2013.6572130","type":"proceedings-article","created":{"date-parts":[[2013,8,14]],"date-time":"2013-08-14T15:40:23Z","timestamp":1376494823000},"page":"1452-1455","source":"Crossref","is-referenced-by-count":0,"title":["Multiple-pulse dynamic stability and failure analysis of low-voltage 6T-SRAM bitcells in 28nm UTBB-FDSOI"],"prefix":"10.1109","author":[{"given":"Kaya Can","family":"Akyel","sequence":"first","affiliation":[]},{"given":"Lorenzo","family":"Ciampolini","sequence":"additional","affiliation":[]},{"given":"Olivier","family":"Thomas","sequence":"additional","affiliation":[]},{"given":"Bertrand","family":"Pelloux-Prayer","sequence":"additional","affiliation":[]},{"given":"Shishir","family":"Kumar","sequence":"additional","affiliation":[]},{"given":"Philippe","family":"Flatresse","sequence":"additional","affiliation":[]},{"given":"Christophe","family":"Lecocq","sequence":"additional","affiliation":[]},{"given":"Gerard","family":"Ghibaudo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456940"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001941"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2012.6404393"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681593"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.909792"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187551"},{"key":"4","first-page":"15","article-title":"Robust important sampling for efficeint sram yield analysis","author":"date","year":"2010","journal-title":"Int'l Symp on Quality Electronic Design"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055314"},{"key":"8","doi-asserted-by":"crossref","first-page":"106","DOI":"10.1166\/jolpe.2012.1176","article-title":"Circuit level modeling of sram minimum operating voltage vddmin in the c40 node","volume":"8","author":"ciampolini","year":"2012","journal-title":"Journal of Low Power Electronics"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FTFC.2012.6231742"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2011.6081682"}],"event":{"name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2013,5,19]]},"location":"Beijing","end":{"date-parts":[[2013,5,23]]}},"container-title":["2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6560459\/6571764\/06572130.pdf?arnumber=6572130","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,21]],"date-time":"2019-07-21T00:11:42Z","timestamp":1563667902000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6572130\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2013.6572130","relation":{},"subject":[],"published":{"date-parts":[[2013,5]]}}}