{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:12:57Z","timestamp":1729671177262,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/iscas.2013.6572212","type":"proceedings-article","created":{"date-parts":[[2013,8,14]],"date-time":"2013-08-14T15:40:23Z","timestamp":1376494823000},"page":"1789-1792","source":"Crossref","is-referenced-by-count":1,"title":["A multilevel fingerprinting method for FPGA IP protection"],"prefix":"10.1109","author":[{"family":"Tingyuan Nie","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yansheng Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Lijian Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiko","family":"Toyonaga","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36415-3_14"},{"journal-title":"Virtex-II Platform FPGA User Guide (UG002)","year":"2007","key":"15"},{"journal-title":"JBits SDK","year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782157"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337586"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1998.694986"},{"key":"12","first-page":"876","article-title":"An ip fingerprinting method based on module extraction","volume":"38","author":"miao","year":"2006","journal-title":"Journal of Harbin Inititute of Technology"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/43.952740"},{"journal-title":"Techniques for Increasing Security and Reliability of IP Cores Embedded in FPGA and ASIC Designs Dissertation","year":"2010","author":"ziener","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2003.1195076"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/4.826826"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/30.826397"},{"key":"6","doi-asserted-by":"crossref","first-page":"776","DOI":"10.1145\/277044.277240","article-title":"Watermarking techniques for intellectual property protection","author":"kahng","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144264"},{"key":"4","first-page":"68","volume":"2","author":"clerk maxwell","year":"1892","journal-title":"A Treatise on Electricity and Magnetism"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.945306"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/764808.764847"}],"event":{"name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2013,5,19]]},"location":"Beijing","end":{"date-parts":[[2013,5,23]]}},"container-title":["2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6560459\/6571764\/06572212.pdf?arnumber=6572212","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T17:49:59Z","timestamp":1498067399000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6572212\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iscas.2013.6572212","relation":{},"subject":[],"published":{"date-parts":[[2013,5]]}}}