{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:17:22Z","timestamp":1787012242264,"version":"build-2736575974"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/iscas.2013.6572213","type":"proceedings-article","created":{"date-parts":[[2013,8,14]],"date-time":"2013-08-14T11:40:23Z","timestamp":1376480423000},"page":"1793-1796","source":"Crossref","is-referenced-by-count":4,"title":["A VLSI architecture for enhancing the fault tolerance of NoC using quad-spare mesh topology and dynamic reconfiguration"],"prefix":"10.1109","author":[{"family":"Yu Ren","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Leibo Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Shouyi Yin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Qinghua Wu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Shaojun Wei","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Jie Han","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2004.1339507"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722228"},{"key":"1","first-page":"41","article-title":"Multicore showdown","volume":"19","author":"krewell","year":"2005","journal-title":"Microprocessor Report"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240944"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206235"},{"key":"5","first-page":"186","article-title":"Fault-tolerant xgft network-on-chip for multiprocessor system-on-chip circuits","author":"kariniemi","year":"2006","journal-title":"Proceedings of the International Conference on Field Programmable Logic and Applications"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391584"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2002108"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.44"},{"key":"11","author":"wang","year":"2008","journal-title":"System-on-Chip Test Architectures Nanometer Design for Testability"},{"key":"12","author":"dally","year":"2003","journal-title":"Principles and Practices of Interconnection Networks"}],"event":{"name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Beijing","start":{"date-parts":[[2013,5,19]]},"end":{"date-parts":[[2013,5,23]]}},"container-title":["2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6560459\/6571764\/06572213.pdf?arnumber=6572213","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T17:32:11Z","timestamp":1490203931000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6572213\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2013.6572213","relation":{},"subject":[],"published":{"date-parts":[[2013,5]]}}}