{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:10:50Z","timestamp":1729645850901,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/iscas.2013.6572222","type":"proceedings-article","created":{"date-parts":[[2013,8,14]],"date-time":"2013-08-14T15:40:23Z","timestamp":1376494823000},"page":"1833-1836","source":"Crossref","is-referenced-by-count":5,"title":["A 0.3mm<sup>2<\/sup> 10-b 100MS\/s pipelined ADC using Nauta structure op-amps in 180nm CMOS"],"prefix":"10.1109","author":[{"given":"Andrew","family":"Nicholson","sequence":"first","affiliation":[]},{"given":"Julian","family":"Jenkins","sequence":"additional","affiliation":[]},{"given":"Astria Nur","family":"Irfansyah","sequence":"additional","affiliation":[]},{"given":"Nonie","family":"Politi","sequence":"additional","affiliation":[]},{"given":"Andre","family":"van Schaik","sequence":"additional","affiliation":[]},{"given":"Tara Julia","family":"Hamilton","sequence":"additional","affiliation":[]},{"given":"Torsten","family":"Lehmann","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"166","DOI":"10.1109\/VLSIC.1998.688071","article-title":"A 1.5v, 10-bit, 14 ms\/s cmos pipeline analogto-digital converter","author":"abo","year":"1998","journal-title":"VLSI Circuits 1998 Digest of Technical Papers 1998 Symposium on"},{"key":"2","first-page":"165","article-title":"A 65nm cmos 1.2v 12b 30ms\/s adc with capacitive reference scaling","author":"lee","year":"2008","journal-title":"Custom Integrated Circuits Conference 2008 CICC 2008 IEEE"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3580-5"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2002.1012835"},{"key":"6","doi-asserted-by":"crossref","first-page":"228","DOI":"10.1109\/ISCAS.2001.921832","article-title":"Fast-settling cmos operational amplifiers with negative conductance voltage gain enhancement","volume":"1","author":"yan","year":"2001","journal-title":"Circuits and Systems 2001 ISCAS 2001 The 2001 IEEE International Symposium on"},{"key":"5","doi-asserted-by":"crossref","first-page":"502","DOI":"10.1109\/MWSCAS.2000.951693","article-title":"A negative conductance voltage gain enhancement technique for low voltage high speed cmos op amp design","volume":"1","author":"yan","year":"2000","journal-title":"Circuits and Systems 2000 Proceedings of the 43rd IEEE Midwest Symposium on"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1002\/9780470891179"},{"journal-title":"ADC Performance Survey 1997-2012","year":"0","author":"murmann","key":"8"}],"event":{"name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2013,5,19]]},"location":"Beijing","end":{"date-parts":[[2013,5,23]]}},"container-title":["2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6560459\/6571764\/06572222.pdf?arnumber=6572222","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T17:50:01Z","timestamp":1498067401000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6572222\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2013.6572222","relation":{},"subject":[],"published":{"date-parts":[[2013,5]]}}}