{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:58:06Z","timestamp":1729659486532,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/iscas.2013.6572257","type":"proceedings-article","created":{"date-parts":[[2013,8,14]],"date-time":"2013-08-14T11:40:23Z","timestamp":1376480423000},"page":"1978-1981","source":"Crossref","is-referenced-by-count":0,"title":["A novel energy-efficient serializer design method for gigascale systems"],"prefix":"10.1109","author":[{"family":"Kejun Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Peng Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Qiaoyan Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.829551"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891495"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/4.563678"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271589"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.920069"},{"key":"6","doi-asserted-by":"crossref","first-page":"688","DOI":"10.1109\/TVLSI.2009.2016726","article-title":"A 10gb\/s cml i\/o circuit for backplane interconnection in 0.18m cmos technology","volume":"17","author":"kao","year":"2009","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/4.910495"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2206494"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.706816"},{"key":"8","first-page":"360","article-title":"High speed arithmetic design using cpl and dpl logic","author":"cheung","year":"1997","journal-title":"Proc ESSCC'97"}],"event":{"name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2013,5,19]]},"location":"Beijing","end":{"date-parts":[[2013,5,23]]}},"container-title":["2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6560459\/6571764\/06572257.pdf?arnumber=6572257","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T13:49:54Z","timestamp":1498052994000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6572257\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2013.6572257","relation":{},"subject":[],"published":{"date-parts":[[2013,5]]}}}