{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:06:59Z","timestamp":1725469619861},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/iscas.2013.6572345","type":"proceedings-article","created":{"date-parts":[[2013,8,14]],"date-time":"2013-08-14T11:40:23Z","timestamp":1376480423000},"page":"2331-2334","source":"Crossref","is-referenced-by-count":5,"title":["Low-leakage hybrid FinFET SRAM cell with asymmetrical gate overlap \/ underlap bitline access transistors for enhanced read data stability"],"prefix":"10.1109","author":[{"given":"Shairfe Muhammad","family":"Salahuddin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hailong Jiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Volkan","family":"Kursun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2009.1048"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.896387"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2007.4497686"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523634"},{"key":"7","first-page":"15","article-title":"Channel doping impact on finfets for 22nm and beyond","author":"lin","year":"2012","journal-title":"Proceedings of the IEEE International Symposium on VLSI Technology"},{"journal-title":"Atlas User Manual Devedit User Manual","year":"0","key":"6"},{"year":"0","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2090421"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2007.374463"},{"key":"11","first-page":"244","article-title":"Low-power and robust six-finfet memory cell using selective gate-drain\/source overlap engineering","author":"tawfik","year":"2009","journal-title":"Proceedings of the IEEE International Symposium on Integrated Circuits"},{"year":"0","key":"12"}],"event":{"name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2013,5,19]]},"location":"Beijing","end":{"date-parts":[[2013,5,23]]}},"container-title":["2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6560459\/6571764\/06572345.pdf?arnumber=6572345","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T17:29:54Z","timestamp":1490203794000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6572345\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2013.6572345","relation":{},"subject":[],"published":{"date-parts":[[2013,5]]}}}