{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:05:17Z","timestamp":1761581117426},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/iscas.2013.6572398","type":"proceedings-article","created":{"date-parts":[[2013,8,14]],"date-time":"2013-08-14T11:40:23Z","timestamp":1376480423000},"page":"2549-2552","source":"Crossref","is-referenced-by-count":13,"title":["Simultaneous gate sizing and Vt assignment using Fanin\/Fanout ratio and Simulated Annealing"],"prefix":"10.1109","author":[{"given":"Tiago","family":"Reimann","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gracieli","family":"Posser","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guilherme","family":"Flach","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcelo","family":"Johann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514940"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105409"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077642"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120881"},{"journal-title":"Digital Integrated Circuits","year":"2002","author":"rabaey","key":"3"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160950"},{"key":"10","first-page":"468","article-title":"Np-hard discrete gate sizing problems","author":"strongly","year":"1993","journal-title":"ICC 1993"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278690"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.895793"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/329458.329473"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366176"},{"key":"9","first-page":"827","article-title":"Gate sizing for large cell-based designs","year":"2009","journal-title":"DATE 2009"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114881"}],"event":{"name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2013,5,19]]},"location":"Beijing","end":{"date-parts":[[2013,5,23]]}},"container-title":["2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6560459\/6571764\/06572398.pdf?arnumber=6572398","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T17:10:02Z","timestamp":1490202602000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6572398\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas.2013.6572398","relation":{},"subject":[],"published":{"date-parts":[[2013,5]]}}}