{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T07:06:03Z","timestamp":1725519963266},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/iscas.2014.6865071","type":"proceedings-article","created":{"date-parts":[[2014,7,30]],"date-time":"2014-07-30T17:16:29Z","timestamp":1406740589000},"page":"85-88","source":"Crossref","is-referenced-by-count":3,"title":["A 0.1pJ Freeze Vernier time-to-digital converter in 65nm CMOS"],"prefix":"10.1109","author":[{"given":"Kristof","family":"Blutman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jan","family":"Angevare","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir","family":"Zjajo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nick","family":"van der Meijs","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","first-page":"192","article-title":"A 7b, 3. 75ps resolution twostep time-To-digital converter in 65nm CMOS using pulse-Train time amplifier","author":"kim","year":"2012","journal-title":"Proc IEEE Int Symp VLSI Circuits"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280922"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2156990"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.922712"},{"key":"12","first-page":"3024","article-title":"A fine-resolution timeto-digital converter for a 5GS\/s ADC","author":"townsend","year":"2010","journal-title":"proceedings of IEEE International Symposium on Circuits and Systems"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/IMTC.2010.5488103"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2012.2203189"},{"key":"1","doi-asserted-by":"crossref","DOI":"10.1007\/978-90-481-8628-0","author":"henzler","year":"2010","journal-title":"Time-to-Digital Converters"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1080\/00207210600560078"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2009.2024699"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.823449"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2008.4694882"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2043382"},{"key":"9","first-page":"232","article-title":"A 12-bit vernier ring time-Todigital converter in 0. 13 m CMOS technology","author":"yu","year":"2009","journal-title":"Proceedings of IEEE International Symposium on VLSI Circuits IEEE"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2191676"}],"event":{"name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2014,6,1]]},"location":"Melbourne VIC, Australia","end":{"date-parts":[[2014,6,5]]}},"container-title":["2014 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6852006\/6865048\/06865071.pdf?arnumber=6865071","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T13:37:36Z","timestamp":1498138656000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6865071\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2014.6865071","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}