{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:35:05Z","timestamp":1725525305441},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/iscas.2014.6865100","type":"proceedings-article","created":{"date-parts":[[2014,7,30]],"date-time":"2014-07-30T17:16:29Z","timestamp":1406740589000},"page":"201-204","source":"Crossref","is-referenced-by-count":0,"title":["Multilevel error correction scheme for MLC flash memory"],"prefix":"10.1109","author":[{"given":"Zhiqiang","family":"Cui","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhongfeng","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinming","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/18.771140"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.266"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.24"},{"journal-title":"Advanced Flash Technology Status Caling Trends and Implications to Enterprise SSD Technology Enablement","year":"0","author":"yoon","key":"1"},{"key":"7","first-page":"729","article-title":"A memory efficient partially parallel decoder architecture for QC-LDPC codes","author":"wang","year":"2005","journal-title":"39th Asilomar Conference on Signals Systems & Computers"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2024154"},{"key":"5","article-title":"PAM8 baseline proposal","author":"bergey","year":"2013","journal-title":"IEEE P802 3bm Standard Meeting"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1977.1055718"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2174389"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366218"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2004.831841"}],"event":{"name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2014,6,1]]},"location":"Melbourne VIC, Australia","end":{"date-parts":[[2014,6,5]]}},"container-title":["2014 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6852006\/6865048\/06865100.pdf?arnumber=6865100","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T16:24:08Z","timestamp":1490286248000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6865100\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2014.6865100","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}