{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T10:07:31Z","timestamp":1725703651470},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/iscas.2014.6865136","type":"proceedings-article","created":{"date-parts":[[2014,7,30]],"date-time":"2014-07-30T17:16:29Z","timestamp":1406740589000},"page":"345-348","source":"Crossref","is-referenced-by-count":4,"title":["SoC processor for real-time object labeling in life camera streams with low line level latency"],"prefix":"10.1109","author":[{"given":"Zhengqiang","family":"Yu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luc","family":"Claesen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yun","family":"Pan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andy","family":"Motten","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yimu","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaolang","family":"Yan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"282","article-title":"Single pass connected component analysis","author":"bailey","year":"2007","journal-title":"Proceedings of Image and Vision Computing New Zealand 2007"},{"key":"2","first-page":"86","article-title":"High-speed region detection and labeling using an FPGA-based custom computing platform","author":"rachakonda","year":"0","journal-title":"Proceedings of FPL'00 International Workshop on Field-Programmable Logic and Applications"},{"year":"0","key":"10"},{"journal-title":"Digital Image Processing","year":"2007","author":"gonzales","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DEXA.2010.57"},{"key":"6","first-page":"121","article-title":"The FPGA implementation and investigation of a real-Time blob analysis algorithm","author":"trein","year":"2007","journal-title":"Proc Irish Signals and Systems Conf"},{"journal-title":"FPGA Implementation of A Single Pass Real-Time Blob Analysis Using Run Length Encoding","year":"2008","author":"trein","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4630038"},{"year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2004.1333301"}],"event":{"name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2014,6,1]]},"location":"Melbourne VIC, Australia","end":{"date-parts":[[2014,6,5]]}},"container-title":["2014 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6852006\/6865048\/06865136.pdf?arnumber=6865136","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T16:50:30Z","timestamp":1490287830000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6865136\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2014.6865136","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}