{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:22:48Z","timestamp":1725574968097},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/iscas.2014.6865146","type":"proceedings-article","created":{"date-parts":[[2014,7,30]],"date-time":"2014-07-30T21:16:29Z","timestamp":1406754989000},"page":"385-388","source":"Crossref","is-referenced-by-count":3,"title":["A constructive approach for threshold logic circuit synthesis"],"prefix":"10.1109","author":[{"given":"Augusto","family":"Neutzling","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mayler G. A.","family":"Martins","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andre I.","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Release 10216","article-title":"ABC: A system for sequential synthesis and verification","year":"0","key":"15"},{"journal-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3 0 Microelectronics Center of North Carolina (MCNC)","year":"1991","author":"yang","key":"13"},{"journal-title":"SIS A system for sequential circuit synthesis","year":"1992","author":"sentovich","key":"14"},{"journal-title":"Threshold Logic and Its Applications","year":"1971","author":"muroga","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2013.6644871"},{"key":"3","doi-asserted-by":"crossref","first-page":"188","DOI":"10.1145\/2765491.2765525","article-title":"Spintronic Threshold Logic Array (STLA) - a compact, low leakage, non-volatile gate array architecture","author":"nukala","year":"2012","journal-title":"2012 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH) NANOARCH"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2241075"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2011","key":"1"},{"key":"10","article-title":"Functional composition paradigm and applications","author":"martins","year":"2012","journal-title":"Int Workshop on Logic Synthesis (IWLS)"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2100232"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.923432"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839468"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816365"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1998.724493"},{"key":"8","first-page":"358","article-title":"Decompositional logic synthesis approach for look up table based FPGAs","author":"volf","year":"1995","journal-title":"Proc of IEEE Int'l ASIC Conf"}],"event":{"name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2014,6,1]]},"location":"Melbourne VIC, Australia","end":{"date-parts":[[2014,6,5]]}},"container-title":["2014 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6852006\/6865048\/06865146.pdf?arnumber=6865146","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,13]],"date-time":"2022-04-13T05:06:37Z","timestamp":1649826397000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6865146\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2014.6865146","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}