{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:33:47Z","timestamp":1725662027698},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/iscas.2014.6865201","type":"proceedings-article","created":{"date-parts":[[2014,7,30]],"date-time":"2014-07-30T17:16:29Z","timestamp":1406740589000},"page":"578-581","source":"Crossref","is-referenced-by-count":1,"title":["Run-time SoC memory subsystem mapping of heterogeneous clients"],"prefix":"10.1109","author":[{"given":"Alexsandro C.","family":"Bonatto","sequence":"first","affiliation":[]},{"given":"Altamiro A.","family":"Susin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"73","article-title":"Essential issues in SOC design","author":"lee","year":"2006","journal-title":"Chap SoC Memory System Design"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176432"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271802"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.270"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/SBESC.2012.45"},{"key":"6","doi-asserted-by":"crossref","first-page":"850","DOI":"10.1145\/2228360.2228513","article-title":"A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC","author":"min kyu jeong","year":"2012","journal-title":"DAC Design Automation Conference 2012 DAC"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763145"},{"key":"4","first-page":"1","article-title":"Soc infrastructures for predictable system integration","author":"wolf","year":"2011","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"year":"2009","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.075"},{"key":"11","first-page":"62","article-title":"Concurrency, latency, or system overhead: Which has the largest impact on uniprocessor DRAM-system performance?","author":"cuppu","year":"2001","journal-title":"Computer Architecture 2001 Proceedings 28th Annual International Symposium on"}],"event":{"name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2014,6,1]]},"location":"Melbourne VIC, Australia","end":{"date-parts":[[2014,6,5]]}},"container-title":["2014 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6852006\/6865048\/06865201.pdf?arnumber=6865201","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,15]],"date-time":"2023-07-15T12:56:37Z","timestamp":1689425797000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6865201\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2014.6865201","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}