{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,10]],"date-time":"2026-05-10T03:13:28Z","timestamp":1778382808514,"version":"3.51.4"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/iscas.2014.6865318","type":"proceedings-article","created":{"date-parts":[[2014,7,30]],"date-time":"2014-07-30T17:16:29Z","timestamp":1406740589000},"page":"1046-1049","source":"Crossref","is-referenced-by-count":5,"title":["Hybrid solid-state storage system with storage class memory and NAND flash memory for big-data application"],"prefix":"10.1109","author":[{"given":"Ken","family":"Takeuchi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280078"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585977"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131649"},{"key":"1","article-title":"NAND successful as a media for SSD","author":"takeuchi","year":"2008","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"7","article-title":"Non-volatile RAM and NAND Flash Memory-Integrated Solid-State Drives (SSDs) with Adaptive Codeword ECC for 3. 6-Times Acceptable Raw Bit Error Rate Enhancement and 97% Power Reduction","volume":"50","author":"fukuda","year":"2011","journal-title":"Japanese Journal of Applied Physics (JJAP)"},{"key":"6","first-page":"1166","article-title":"3. 6-Times Higher Acceptable Raw Bit Error Rate, 97% Lower-Power, NV-RAM & NAND-Integrated Solid-State Drives (SSDs) with Adaptive Codeword ECC","author":"fukuda","year":"2010","journal-title":"International Conference on Solid State Devices and Materials (SSDM)"},{"key":"5","author":"takeuchi","year":"2012","journal-title":"Inside Solid State Drives"},{"key":"4","first-page":"424","article-title":"Over 10-times Extended Lifetime, 76% Reduced Error Solid-State Drives (SSDs) with Error Prediction LDPC Architecture and Error Recovery Scheme","author":"tanakamaru","year":"2012","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243826"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2010.5488311"},{"key":"11","first-page":"1101","article-title":"50nm HfO2 ReRAM with 50-Times Endurance Enhancement by Set\/Reset Turnback Pulse & Verify Scheme","author":"higuchi","year":"2011","journal-title":"International Conference on Solid State Devices and Materials (SSDM)"}],"event":{"name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Melbourne VIC, Australia","start":{"date-parts":[[2014,6,1]]},"end":{"date-parts":[[2014,6,5]]}},"container-title":["2014 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6852006\/6865048\/06865318.pdf?arnumber=6865318","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T17:01:09Z","timestamp":1490288469000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6865318\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2014.6865318","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}