{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:29:28Z","timestamp":1725618568555},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/iscas.2014.6865319","type":"proceedings-article","created":{"date-parts":[[2014,7,30]],"date-time":"2014-07-30T17:16:29Z","timestamp":1406740589000},"page":"1050-1053","source":"Crossref","is-referenced-by-count":8,"title":["Register allocation for hybrid register architecture in nonvolatile processors"],"prefix":"10.1109","author":[{"given":"Yiqun","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongyang","family":"Jia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongpan","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qing'an","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/330249.330250"},{"journal-title":"LLVM Project Blog Greedy Register Allocation in LLVM 3 0","year":"0","author":"stoklund olesen","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341281"},{"key":"2","first-page":"432","article-title":"An 8mhz 75ua\/mhz zero-leakage nonvolatile logic-based cortex-m0 mcu soc exhibiting 100400ns wakeup and sleep transitions","author":"bartling","year":"2013","journal-title":"ISSCC 2013"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DSNW.2011.5958839"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1994.717399"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722171"},{"key":"6","first-page":"1519","article-title":"A compression-based area-efficient recovery architecture for nonvolatile processors","author":"wang","year":"2012","journal-title":"DATE 2012"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/EUC.2011.15"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2162159"},{"key":"9","first-page":"334","article-title":"An 82 ua\/mhz microcontroller with embedded feram for energy-harvesting applications","author":"zwerg","year":"2011","journal-title":"IEEE isSCC 2011"},{"key":"8","first-page":"1","article-title":"Register allocation for simultaneous reduction of energy and peak temperature on registers","author":"liu","year":"2011","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"}],"event":{"name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2014,6,1]]},"location":"Melbourne VIC, Australia","end":{"date-parts":[[2014,6,5]]}},"container-title":["2014 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6852006\/6865048\/06865319.pdf?arnumber=6865319","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T16:50:09Z","timestamp":1490287809000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6865319\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2014.6865319","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}