{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T07:06:28Z","timestamp":1725606388929},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/iscas.2014.6865359","type":"proceedings-article","created":{"date-parts":[[2014,7,30]],"date-time":"2014-07-30T21:16:29Z","timestamp":1406754989000},"page":"1211-1214","source":"Crossref","is-referenced-by-count":8,"title":["Simulations on 130 nm technology 6T SRAM cell for Near-Threshold operation"],"prefix":"10.1109","author":[{"given":"Mika","family":"Kutila","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ari","family":"Paasio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Teijo","family":"Lehtonen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2135550"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035451"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0469"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.873215"},{"journal-title":"Design and Evaluation of A Low-voltage Processvariation-tolerant SRAM Cache in 90nm CMOS Technology","year":"2008","author":"yeknami","key":"4"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177004"}],"event":{"name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2014,6,1]]},"location":"Melbourne VIC, Australia","end":{"date-parts":[[2014,6,5]]}},"container-title":["2014 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6852006\/6865048\/06865359.pdf?arnumber=6865359","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T20:24:41Z","timestamp":1490300681000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6865359\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2014.6865359","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}