{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T02:19:27Z","timestamp":1774491567124,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/iscas.2014.6865362","type":"proceedings-article","created":{"date-parts":[[2014,7,30]],"date-time":"2014-07-30T17:16:29Z","timestamp":1406740589000},"page":"1223-1226","source":"Crossref","is-referenced-by-count":24,"title":["A unique and robust single slice FPGA identification generator"],"prefix":"10.1109","author":[{"given":"Chongyan","family":"Gu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Julian","family":"Murphy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maire","family":"O'Neill","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840855"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859470"},{"key":"11","first-page":"67","article-title":"The butterfly PUF: Protecting IP on every FPGA","author":"kumar","year":"2008","journal-title":"Proc Int Work Hard Sec Trust (HOST)"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.805"},{"key":"3","first-page":"372","article-title":"IC identification circuit using device mismatch","author":"lofstrom","year":"2000","journal-title":"Proc Int Sol Circ Conf (ISSCC)"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1126\/science.1074376"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.212"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/586110.586132"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272361"},{"key":"6","first-page":"9","article-title":"Physical unclonable functions for device authentication and secret key generation","author":"suh","year":"2007","journal-title":"Proc Annu Conf Design Autom (DAC)"},{"key":"5","doi-asserted-by":"crossref","first-page":"676","DOI":"10.1145\/1629911.1630089","article-title":"a physical unclonable function defined using power distribution system equivalent resistance variations","author":"helinski","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910961"},{"key":"9","first-page":"63","article-title":"FPGA intrinsic PUFs and their use for IP protection","author":"guajardo","year":"2007","journal-title":"Proc 9th Int Work Crypto Hard Emb Sys (CHES)"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681438"}],"event":{"name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Melbourne VIC, Australia","start":{"date-parts":[[2014,6,1]]},"end":{"date-parts":[[2014,6,5]]}},"container-title":["2014 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6852006\/6865048\/06865362.pdf?arnumber=6865362","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T13:37:34Z","timestamp":1498138654000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6865362\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas.2014.6865362","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}