{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T19:51:31Z","timestamp":1729626691871,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/iscas.2014.6865410","type":"proceedings-article","created":{"date-parts":[[2014,7,30]],"date-time":"2014-07-30T21:16:29Z","timestamp":1406754989000},"page":"1416-1419","source":"Crossref","is-referenced-by-count":12,"title":["Novel grid-based power routing scheme for regular controllable-polarity FET arrangements"],"prefix":"10.1109","author":[{"given":"Odysseas","family":"Zografos","sequence":"first","affiliation":[]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2085250"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796804"},{"journal-title":"Predictive Technology Model","year":"0","key":"10"},{"key":"1","doi-asserted-by":"crossref","first-page":"2169","DOI":"10.1109\/JPROC.2010.2066530","article-title":"Device and Architecture Outlook for beyond CMOS Switches","volume":"98","author":"bernstein","year":"2010","journal-title":"Proc of the IEEE"},{"key":"7","article-title":"Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETs","author":"de marchi","year":"2012","journal-title":"IEDM Tech Dig"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2174410"},{"key":"5","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1145\/2765491.2765503","article-title":"Process\/design co-optimization of regular logic tiles for double-gate silicon nanowire transistors","author":"bobba","year":"2012","journal-title":"2012 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH) NANOARCH"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228369"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/NanoArch.2013.6623043"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514954"},{"journal-title":"Aoki Laboratory Graduate School of Information Sciences","year":"0","key":"11"},{"key":"12","article-title":"Biconditional BDD: A New Canonical BDD for Logic Synthesis targeting Ambipolar Transistors","author":"amaru","year":"2013","journal-title":"DATE Tech Dig"}],"event":{"name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2014,6,1]]},"location":"Melbourne VIC, Australia","end":{"date-parts":[[2014,6,5]]}},"container-title":["2014 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6852006\/6865048\/06865410.pdf?arnumber=6865410","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,13]],"date-time":"2022-04-13T05:01:17Z","timestamp":1649826077000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6865410\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2014.6865410","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}