{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T20:35:44Z","timestamp":1725482144033},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/iscas.2014.6865522","type":"proceedings-article","created":{"date-parts":[[2014,7,30]],"date-time":"2014-07-30T21:16:29Z","timestamp":1406754989000},"page":"1865-1868","source":"Crossref","is-referenced-by-count":2,"title":["Energy-aware current-mode inter-chip link for a dependable GALS NoC platform"],"prefix":"10.1109","author":[{"given":"Hirokatsu","family":"Shirahama","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akira","family":"Mochizuki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuma","family":"Watanabe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takahiro","family":"Hanyu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"151","article-title":"A high-speed clockless serial link transceiver","author":"teifel","year":"2003","journal-title":"Proc 9th IEEE ASYNC"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/JSSC.2007.909339"},{"key":"10","first-page":"258","article-title":"A scalable 32Gb\/s parallel data transceiver with on-chip timing calibration circuits","author":"yang","year":"2000","journal-title":"Proc 2000 IEEE ISSCC"},{"year":"2006","author":"micheli","journal-title":"Networks on Chips Technology and Tools (Systems on Silicon)","key":"1"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/ASYNC.2007.20"},{"key":"6","first-page":"104","article-title":"Adaptive networkon-chip with wave-front train serialization scheme","author":"lee","year":"2005","journal-title":"Proc 2005 Symp VLSI Circuits"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/FTCS.1993.627327"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/PRDC.2012.20"},{"key":"9","first-page":"55","article-title":"Efficient self-timing with level-encoded 2-phase dual-rail (LEDR)","author":"dean","year":"1991","journal-title":"Proc 1991 University of California\/Santa Cruz Conference on Advanced Research in VLSI"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/TVLSI.2009.2020859"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/ISVLSI.2011.67"},{"year":"0","key":"12"}],"event":{"name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2014,6,1]]},"location":"Melbourne VIC, Australia","end":{"date-parts":[[2014,6,5]]}},"container-title":["2014 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6852006\/6865048\/06865522.pdf?arnumber=6865522","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T21:29:48Z","timestamp":1490304588000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6865522\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2014.6865522","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}