{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T07:31:31Z","timestamp":1742801491619},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/iscas.2014.6865600","type":"proceedings-article","created":{"date-parts":[[2014,7,30]],"date-time":"2014-07-30T17:16:29Z","timestamp":1406740589000},"page":"2177-2180","source":"Crossref","is-referenced-by-count":22,"title":["4T Gain-Cell with internal-feedback for ultra-low retention power at scaled CMOS nodes"],"prefix":"10.1109","author":[{"given":"Robert","family":"Giterman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adam","family":"Teman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pascal","family":"Meinerzhagen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Burg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Fish","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168729"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007155"},{"journal-title":"The International Technology Roadmap for Semiconductors 2012 Update","year":"2012","key":"1"},{"key":"7","article-title":"A sub-0.9V logic-compatible embedded DRAM with boosted 3T gain cell, regulated bit-line write scheme and PVT-tracking read reference bias","author":"chun","year":"2009","journal-title":"Proc IEEE Symposium on VLSI Circuits"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/EEEI.2012.6377022"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea3020054"},{"key":"4","article-title":"A 5.4nW\/kB retention power logic-compatible embedded DRAM with 2T dual-VT gain cell for low power sensing applicaions","author":"lee","year":"2010","journal-title":"Proc IEEE A-SSCC"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2206685"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"}],"event":{"name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2014,6,1]]},"location":"Melbourne VIC, Australia","end":{"date-parts":[[2014,6,5]]}},"container-title":["2014 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6852006\/6865048\/06865600.pdf?arnumber=6865600","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T17:01:14Z","timestamp":1490288474000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6865600\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2014.6865600","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}