{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:57:01Z","timestamp":1780675021684,"version":"3.54.1"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/iscas.2014.6865601","type":"proceedings-article","created":{"date-parts":[[2014,7,30]],"date-time":"2014-07-30T21:16:29Z","timestamp":1406754989000},"page":"2181-2184","source":"Crossref","is-referenced-by-count":19,"title":["Design of low-leakage multi-port SRAM for register file in graphics processing unit"],"prefix":"10.1109","author":[{"given":"Shen-Fu","family":"Hsiao","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pu-Cheng","family":"Wu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","year":"2005","journal-title":"90nm Process Advantage Register File Generator User Guide"},{"key":"2","year":"2007","journal-title":"Advantage SRAM Generator User Guide"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VLDI-DAT.2013.6533843"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859884"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2007.378966"},{"key":"6","first-page":"3018","article-title":"Comparison of dual-vt configurations of sram cell considering process-induced vt variations","author":"jungseob","year":"2007","journal-title":"Proc IEEE Intl Symp Circuits and Systems (ISCAS)"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450397"},{"key":"4","author":"weste","year":"2011","journal-title":"Integrated Circuit Design"},{"key":"9","first-page":"303","article-title":"Column-selection-enabled 8T SRAM array with 1R\/1W multi-port operation for DVFS-enabled processors","author":"phill","year":"2011","journal-title":"Proc Int Symp Low Power Electronics and Design (ISLPED)"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842903"}],"event":{"name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Melbourne VIC, Australia","start":{"date-parts":[[2014,6,1]]},"end":{"date-parts":[[2014,6,5]]}},"container-title":["2014 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6852006\/6865048\/06865601.pdf?arnumber=6865601","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T21:30:49Z","timestamp":1490304649000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6865601\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2014.6865601","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}