{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:05:07Z","timestamp":1725552307295},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/iscas.2014.6865647","type":"proceedings-article","created":{"date-parts":[[2014,7,30]],"date-time":"2014-07-30T21:16:29Z","timestamp":1406754989000},"page":"2365-2368","source":"Crossref","is-referenced-by-count":1,"title":["A 400-MS\/s 8-b 2-b\/cycle SAR ADC with shared interpolator and alternative comparators"],"prefix":"10.1109","author":[{"given":"Guoxian","family":"Dai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chixiao","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shunli","family":"Ma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fan","family":"Ye","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junyan","family":"Ren","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"124","article-title":"A 22-mw 7b 1.3-gs\/s pipeline adc with 1-bit\/stage folding converter architecture","author":"yamase","year":"2011","journal-title":"VLSI Circuits (VLSIC) 2011 Symposium on"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/CICC.2010.5617411"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/ASSCC.2011.6123603"},{"key":"7","first-page":"1","article-title":"A 7b 1gs\/s 7.2mw nonbinary 2bcle sar adc with register-to-dac direct control","author":"hong","year":"2012","journal-title":"Custom Integrated Circuits Conference (CICC) 2012 IEEE"},{"key":"6","first-page":"215","article-title":"A 6-bit 220-ms\/s time-interleaving sar adc in 0.18-?m digital cmos process","author":"liu","year":"2009","journal-title":"VLSI Design Automation and Test 2009 VLSI-DAT '09 International Symposium on"},{"key":"5","doi-asserted-by":"crossref","first-page":"542","DOI":"10.1109\/ISSCC.2008.4523297","article-title":"A 32mw 1.25gs\/s 6b 2b\/step sar adc in 0.13?m cmos","author":"cao","year":"2008","journal-title":"Solid-State Circuits Conference 2008 ISSCC 2008 Digest of Technical Papers IEEE International"},{"key":"4","first-page":"82","article-title":"A 600ms\/s 30mw 0.13?m cmos adc array achieving over 60db sfdr with adaptive digital equalization","author":"liu","year":"2009","journal-title":"Solid-State Circuits Conference-Digest of Technical Papers 2009 ISSCC 2009 IEEE International"},{"key":"8","first-page":"1","article-title":"A 6-bit subranging adc with single cdac interpolation","author":"lee","year":"2013","journal-title":"Electron Devices and Solid-State Circuits (EDSSC) 2013 IEEE International Conference of"}],"event":{"name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2014,6,1]]},"location":"Melbourne VIC, Australia","end":{"date-parts":[[2014,6,5]]}},"container-title":["2014 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6852006\/6865048\/06865647.pdf?arnumber=6865647","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T17:37:34Z","timestamp":1498153054000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6865647\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2014.6865647","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}