{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:17:45Z","timestamp":1730272665680,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/iscas.2014.6865683","type":"proceedings-article","created":{"date-parts":[[2014,7,30]],"date-time":"2014-07-30T17:16:29Z","timestamp":1406740589000},"page":"2511-2514","source":"Crossref","is-referenced-by-count":3,"title":["Area and throughput efficient IDCT\/IDST architecture for HEVC standard"],"prefix":"10.1109","author":[{"given":"Ziyou","family":"Yao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weifeng","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang","family":"Hong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guanghui","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhigang","family":"Mao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2012.12.2.203"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MCE.2012.2192754"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221191"},{"key":"7","first-page":"677","article-title":"Fully pipelined dct\/idct\/hadamard unified transform architecture for hevc codec","author":"zhu","year":"2013","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"6","first-page":"1006","article-title":"A reconfigurable inverse transform architecture design for hevc decoder","author":"chiang","year":"2013","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"5","first-page":"1668","article-title":"High-performance multiplierless transform architecture for hevc","author":"zhao","year":"2013","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICME.2012.7"},{"key":"9","first-page":"210","article-title":"A full-pipelined 2-d idct\/idst vlsi architecture with adaptive block-size for hevc standard","volume":"10","author":"hong","year":"2013","journal-title":"IEICE Electronics Express"},{"key":"8","article-title":"Efficient integer dct architectures for hevc","author":"meher","year":"2013","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology (Not Been Fully Edited)"}],"event":{"name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2014,6,1]]},"location":"Melbourne VIC, Australia","end":{"date-parts":[[2014,6,5]]}},"container-title":["2014 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6852006\/6865048\/06865683.pdf?arnumber=6865683","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T17:10:27Z","timestamp":1490289027000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6865683\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2014.6865683","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}