{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T23:05:45Z","timestamp":1747868745347,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/iscas.2014.6865692","type":"proceedings-article","created":{"date-parts":[[2014,7,30]],"date-time":"2014-07-30T21:16:29Z","timestamp":1406754989000},"page":"2547-2550","source":"Crossref","is-referenced-by-count":8,"title":["Side-channel attack resistant AES cryptographic circuits with ROM reducing address-dependent EM leaks"],"prefix":"10.1109","author":[{"given":"Tsunato","family":"Nakai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Megumi","family":"Shibatani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mitsuru","family":"Shiozaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takaya","family":"Kubota","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takeshi","family":"Fujino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"251","article-title":"Electromagnetic analysis: Concrete results","volume":"2162","author":"gandolfi","year":"2001","journal-title":"CHES LNCS"},{"key":"2","first-page":"16","article-title":"Correlation power analysis with a leakage model","volume":"3156","author":"brier","year":"2004","journal-title":"CHES LNCS"},{"key":"1","first-page":"388","article-title":"Differential power analysis","author":"kocher","year":"1999","journal-title":"CRYPTO'99"},{"key":"7","first-page":"159","article-title":"On measurable side-channel leaks inside asic design primitives","volume":"8086","author":"sugawara","year":"2013","journal-title":"CHES LNCS"},{"key":"6","article-title":"Power analysis resistant ip core using io-masked dual-rail rom for easy implementation into low-power area-efficient cryptographic lsis","author":"shibatani","year":"2013","journal-title":"SASIMI2013"},{"journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards","year":"2007","author":"mangard","key":"5"},{"key":"4","first-page":"200","article-title":"ElecroMagnetic analysis (ema): Measures and countermeasures for smart card","author":"quisquater","year":"2001","journal-title":"E-smart'2001"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513101"}],"event":{"name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2014,6,1]]},"location":"Melbourne VIC, Australia","end":{"date-parts":[[2014,6,5]]}},"container-title":["2014 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6852006\/6865048\/06865692.pdf?arnumber=6865692","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T21:29:57Z","timestamp":1490304597000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6865692\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2014.6865692","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}