{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:05:40Z","timestamp":1729616740796,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/iscas.2014.6865741","type":"proceedings-article","created":{"date-parts":[[2014,7,30]],"date-time":"2014-07-30T17:16:29Z","timestamp":1406740589000},"page":"2744-2747","source":"Crossref","is-referenced-by-count":0,"title":["Hardware transactional memory on multi-processor FPGA platform"],"prefix":"10.1109","author":[{"given":"Jeevan","family":"Sirkunan","sequence":"first","affiliation":[]},{"given":"Chia Yee","family":"Ooi","sequence":"additional","affiliation":[]},{"given":"N.","family":"Shaikh-Husin","sequence":"additional","affiliation":[]},{"given":"Yuan Wen","family":"Hau","sequence":"additional","affiliation":[]},{"given":"M. N.","family":"Marsono","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/872035.872048"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364558"},{"key":"14","first-page":"279","article-title":"Design and implementation of realtime transactional memory","author":"schoeberl","year":"2010","journal-title":"Proc Int Conf Field Program Logic Appl (FPL)"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/224964.224987"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.17"},{"key":"3","doi-asserted-by":"crossref","first-page":"289","DOI":"10.1145\/173682.165164","article-title":"Transactional memory: Architectural support for lock-free data structures","volume":"21","author":"herlihy","year":"1993","journal-title":"SIGARCH Comput Archit News"},{"key":"2","first-page":"47","article-title":"Is transactional programming actually easier?","author":"rossbach","year":"2010","journal-title":"Proc 4th ACM SIGPLAN Symp Principles and Practice of Parallel Programming"},{"journal-title":"Hardware Approaches for Transactional Memory","year":"2008","author":"navazo","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2010.02.003"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.23"},{"journal-title":"Signatures in Transactional Memory Systems","year":"2009","author":"yen","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.41"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006711"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1872007.1872053"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.10.005"}],"event":{"name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2014,6,1]]},"location":"Melbourne VIC, Australia","end":{"date-parts":[[2014,6,5]]}},"container-title":["2014 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6852006\/6865048\/06865741.pdf?arnumber=6865741","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T13:37:21Z","timestamp":1498138641000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6865741\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2014.6865741","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}