{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:11:38Z","timestamp":1729674698156,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/iscas.2015.7168599","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T21:31:36Z","timestamp":1438291896000},"page":"177-180","source":"Crossref","is-referenced-by-count":1,"title":["Fast buffer delay estimation considering time-dependent dielectric breakdown"],"prefix":"10.1109","author":[{"given":"Felipe S.","family":"Marranghello","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andre I.","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2285691"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865419"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2295028"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.895613"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2002.808155"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2011.2162238"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2105878"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"2816","DOI":"10.1109\/TED.2006.884077","article-title":"New generation of predictive technology model for sub-45nm early design exploration","volume":"53","author":"zhao","year":"2006","journal-title":"IEEE Trans on Electron Devices"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2008.915629"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2296499"},{"key":"ref3","first-page":"61","article-title":"Aging-aware logic synthesis","author":"ebrahimi","year":"2010","journal-title":"Proc Int'l Conf on Computer-Aided Design (ICCAD)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457168"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2240323"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770697"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6531973"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"1960","DOI":"10.1109\/TVLSI.2011.2166568","article-title":"Scalable methods for analyzing the circuit failure probability due to gate oxide breakdown","volume":"20","author":"jianxin","year":"2012","journal-title":"IEEE Trans on Very Large Scale Integration (VLSI) Systems"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2158704"}],"event":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2015,5,24]]},"location":"Lisbon, Portugal","end":{"date-parts":[[2015,5,27]]}},"container-title":["2015 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7152138\/7168553\/07168599.pdf?arnumber=7168599","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T16:44:52Z","timestamp":1498236292000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7168599\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iscas.2015.7168599","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}