{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,7]],"date-time":"2026-10-07T05:50:26Z","timestamp":1791352226708,"version":"4.3.1"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/iscas.2015.7168603","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T21:31:36Z","timestamp":1438291896000},"page":"193-196","source":"Crossref","is-referenced-by-count":15,"title":["Scaling 2-layer RRAM cross-point array towards 10 nm node: A device-circuit co-design"],"prefix":"10.1109","author":[{"given":"Scott","family":"Zuloaga","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rui","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pai-Yu","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2231683"},{"key":"ref12","year":"0","journal-title":"International Technology Roadmap for Semiconductor (ITRS)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2235013"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746281"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref6","first-page":"260","article-title":"A 0.13\/-tm 64Mb multi-layered conductive metal-oxide memory","author":"chevallier","year":"2010","journal-title":"IEEE ISSCC Tech Dig"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177079"},{"key":"ref8","first-page":"210","article-title":"A 130.7 rnm 2-layer 32Gb ReRAM memory device in 24nm technology","author":"liu","year":"2013","journal-title":"IEEE ISSCC Tech Dig"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177078"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757458"},{"key":"ref1","first-page":"13","article-title":"Scaling directions for 2D, 3D NAND Flash cells","author":"goda","year":"2012","journal-title":"IEEE IEDM Tech Dig"},{"key":"ref9","first-page":"497","article-title":"HFO, based vertical ReRAM for cost-effective 3D cross-point architecture without cell selector","author":"chen","year":"2012","journal-title":"IEEE IEDM Tech Dig"}],"event":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Lisbon, Portugal","start":{"date-parts":[[2015,5,24]]},"end":{"date-parts":[[2015,5,27]]}},"container-title":["2015 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7152138\/7168553\/07168603.pdf?arnumber=7168603","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:29:33Z","timestamp":1490383773000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7168603\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas.2015.7168603","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}