{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:04:07Z","timestamp":1730271847814,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/iscas.2015.7168619","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T21:31:36Z","timestamp":1438291896000},"page":"257-260","source":"Crossref","is-referenced-by-count":6,"title":["A 0.35-V bulk-driven self-biased OTA with rail-to-rail input range in 65 nm CMOS"],"prefix":"10.1109","author":[{"given":"Omar","family":"Abdelfattah","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gordon","family":"Roberts","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ishiang","family":"Shih","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi-Chi","family":"Shih","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/4.987079"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/82.700924"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TCSII.2007.902216"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/81.477200"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/4.643659"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/4.823447"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/JSSC.2003.809520"},{"key":"ref2","first-page":"117","article-title":"Low voltage analog circuit design techniques: A tutorial","volume":"e83","author":"yan","year":"2000","journal-title":"IEICE Trans Fund"},{"key":"ref9","first-page":"23732387","article-title":"0.5- V analog circuit techniques and their application to OTA and lter design","volume":"40","author":"chatterjee","year":"2005","journal-title":"IEEE J SolidState Circuits"},{"year":"2011","journal-title":"International Technology Roadmap for Semiconductors","key":"ref1"}],"event":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2015,5,24]]},"location":"Lisbon, Portugal","end":{"date-parts":[[2015,5,27]]}},"container-title":["2015 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7152138\/7168553\/07168619.pdf?arnumber=7168619","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:30:00Z","timestamp":1490383800000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7168619\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2015.7168619","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}