{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T01:03:46Z","timestamp":1725411826664},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/iscas.2015.7168657","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T21:31:36Z","timestamp":1438291896000},"page":"409-412","source":"Crossref","is-referenced-by-count":5,"title":["TAB barrier: Hybrid barrier synchronization for NoC-based processors"],"prefix":"10.1109","author":[{"given":"Zhenqi","family":"Wei","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peilin","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rongdi","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rendong","family":"Ying","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450110"},{"key":"ref3","article-title":"A Survey of Barrier Algorithms for Coarse Grained Supercomputers","author":"hoefler","year":"2004","journal-title":"Chemnitzer Informatik Berichte"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11515-8_4"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1587\/elex.8.1856"},{"key":"ref11","article-title":"Efficient microarchitecture for network-on-chip routers","author":"becker","year":"2012","journal-title":"Stanford University"},{"key":"ref5","first-page":"33","article-title":"An Efficient Synchronization Technique for Multiprocessor Systems On-chip","author":"monchiero","year":"2005","journal-title":"Proceedings of the 2005 workshop on MEmory performance DEaling with Applications, systems and architectures - MEDEA '06"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.947001"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/71.689440"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1816011"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176519"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.494"}],"event":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2015,5,24]]},"location":"Lisbon, Portugal","end":{"date-parts":[[2015,5,27]]}},"container-title":["2015 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7152138\/7168553\/07168657.pdf?arnumber=7168657","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:04:33Z","timestamp":1490382273000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7168657\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2015.7168657","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}