{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T09:13:17Z","timestamp":1725786797768},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/iscas.2015.7168660","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T21:31:36Z","timestamp":1438291896000},"page":"421-424","source":"Crossref","is-referenced-by-count":8,"title":["Fault recovery protocol for distributed memory MPSoCs"],"prefix":"10.1109","author":[{"given":"Francisco F. S.","family":"Barreto","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexandre M.","family":"Amory","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernando G.","family":"Moraes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.324"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937903"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2013.6654651"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/568522.568525"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763096"},{"article-title":"VLSI test principles and architectures: design for testability","year":"2006","author":"wang","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.5"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2014.6850656"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2010.5625564"},{"key":"ref3","first-page":"1","article-title":"Hierarchical self-repair in heterogeneous multi-core systems by means of a software-based reconfiguration","author":"muller","year":"2012","journal-title":"ARCS Workshops (ARCS)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1854153.1854174"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2011.5929991"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2181509"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2013.07.007"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-013-5367-y"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.194"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090627"}],"event":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2015,5,24]]},"location":"Lisbon, Portugal","end":{"date-parts":[[2015,5,27]]}},"container-title":["2015 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7152138\/7168553\/07168660.pdf?arnumber=7168660","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:12:51Z","timestamp":1490382771000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7168660\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iscas.2015.7168660","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}