{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:43:56Z","timestamp":1725666236289},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/iscas.2015.7168661","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T21:31:36Z","timestamp":1438291896000},"page":"425-428","source":"Crossref","is-referenced-by-count":2,"title":["A shared polyhedral cache for 3D wide-I\/O multi-core computing platforms"],"prefix":"10.1109","author":[{"given":"Mihai","family":"Lefter","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George Razvan","family":"Voicu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sorin","family":"Dan Cotofana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01734-6","author":"balasubramonian","year":"2011","journal-title":"Multi-Core Cache Hierarchies"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref10","first-page":"33","article-title":"CACTI-3DD: architecture-level modeling for 3D die-stacked DRAM main memory","author":"chen","year":"2012","journal-title":"DATE 2012"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263595"},{"key":"ref8","article-title":"CACTI 6.0: A tool to model large caches","author":"muralimanohar","year":"2009","journal-title":"HP Laboratories Tech Rep"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.92"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.134"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2026200"},{"key":"ref1","article-title":"Memory systems: cache, DRAM","author":"jacob","year":"2007","journal-title":"disk Morgan Kaufmann Pub"}],"event":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2015,5,24]]},"location":"Lisbon, Portugal","end":{"date-parts":[[2015,5,27]]}},"container-title":["2015 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7152138\/7168553\/07168661.pdf?arnumber=7168661","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,12]],"date-time":"2023-08-12T17:59:37Z","timestamp":1691863177000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7168661\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2015.7168661","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}