{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:24:46Z","timestamp":1725492286547},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/iscas.2015.7168711","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T17:31:36Z","timestamp":1438277496000},"page":"625-628","source":"Crossref","is-referenced-by-count":2,"title":["A scan design method based on two complementary connection styles to minimize test power"],"prefix":"10.1109","author":[{"given":"Ayiao","family":"Cui","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tingting","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mengyang","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gang","family":"Qu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041833"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894297"},{"key":"ref10","first-page":"1018","article-title":"A power-efficient scan tree design by exploring the Q’-D connection","author":"chen","year":"2013","journal-title":"IEEE Int Symp on Circuits and Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691192"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2005.847276"},{"key":"ref5","first-page":"488","article-title":"Efficient scan chain design for power minimization during scan testing under routing constraint","author":"bonhmme","year":"2003","journal-title":"IEEE Int Test Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2005.62"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISICIR.2014.7029573"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509652"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0928-2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270872"},{"journal-title":"Essentials of Electronic Testing","year":"2000","author":"bushnell","key":"ref1"}],"event":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2015,5,24]]},"location":"Lisbon, Portugal","end":{"date-parts":[[2015,5,27]]}},"container-title":["2015 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7152138\/7168553\/07168711.pdf?arnumber=7168711","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T15:08:40Z","timestamp":1490368120000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7168711\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2015.7168711","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}