{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T02:59:21Z","timestamp":1767841161993,"version":"3.49.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/iscas.2015.7168759","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T21:31:36Z","timestamp":1438291896000},"page":"818-821","source":"Crossref","is-referenced-by-count":3,"title":["Investigation of single-event upsets in dynamic logic based flip-flops"],"prefix":"10.1109","author":[{"given":"Patrick","family":"Nsengiyumva","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qiaoyan","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1979.4330270"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2004.1315343"},{"key":"ref12","first-page":"454","article-title":"A low power soft error suppression technique for dynamic logic","author":"jeetendra","year":"2005","journal-title":"Proc IEEE Intl Symp on Defect and Fault Tolerance in VLSI Systems"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/23.819104"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.688018"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.833668"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/4.16303","article-title":"High-speed CMOS circuit technique","volume":"24","author":"jiren","year":"1989","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.886044"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.9790\/4200-0324754"},{"key":"ref19","first-page":"73","article-title":"TSPC-DICE: a single phase clock high performance SEU hardened flip-flop","year":"2010","journal-title":"Proc IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2007.369907"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173251"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/23.819093"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1985.4334076"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2003.816568"},{"key":"ref7","first-page":"122","article-title":"Single event transients in deep submicron CMOS","author":"hass","year":"1999","journal-title":"Proc Midwest Symp Circuits Syst"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2692(85)80213-5"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.813129"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.494209"}],"event":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Lisbon, Portugal","start":{"date-parts":[[2015,5,24]]},"end":{"date-parts":[[2015,5,27]]}},"container-title":["2015 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7152138\/7168553\/07168759.pdf?arnumber=7168759","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T16:44:48Z","timestamp":1498236288000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7168759\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iscas.2015.7168759","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}