{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:33:24Z","timestamp":1772724804140,"version":"3.50.1"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/iscas.2015.7168848","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T17:31:36Z","timestamp":1438277496000},"page":"1174-1177","source":"Crossref","is-referenced-by-count":5,"title":["RadixBoost: A hardware acceleration structure for scalable radix sort on graphic processors"],"prefix":"10.1109","author":[{"given":"Xingyu","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shikai","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kuan","family":"Fang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yufei","family":"Ni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zonghui","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yangdong","family":"Deng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Parallel Thread Execution ISA Version 4.0","year":"2014","journal-title":"Nvidia"},{"key":"ref11","article-title":"65nm Technology","year":"0","journal-title":"Technical Report"},{"key":"ref12","article-title":"Power Optimization in Design Compiler","year":"2013","journal-title":"Technical Report"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114180"},{"key":"ref14","article-title":"40nm Technology","year":"0","journal-title":"Technical Report"},{"key":"ref15","article-title":"GeForce GTX 5S0 Specifications","year":"2014","journal-title":"Nvidia"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950427"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681486"},{"key":"ref6","article-title":"Thrust","year":"2014","journal-title":"Thrust"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657049"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2013.43"},{"key":"ref7","first-page":"1","article-title":"Designing Efficient Sorting Algorithms for Manycore GPU s","author":"satish","year":"2009","journal-title":"Proceedings of IEEE International Symposium on Parallel & Distributed Processing"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IECON.2009.5415409"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2556700.2566638"},{"key":"ref9","article-title":"Parallel Prefix Sum (Scan) with CUDA","author":"harris","year":"2007","journal-title":"GPU Gems 3"}],"event":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Lisbon, Portugal","start":{"date-parts":[[2015,5,24]]},"end":{"date-parts":[[2015,5,27]]}},"container-title":["2015 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7152138\/7168553\/07168848.pdf?arnumber=7168848","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T15:21:25Z","timestamp":1490368885000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7168848\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2015.7168848","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}