{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T17:23:15Z","timestamp":1748712195239,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/iscas.2015.7168889","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T21:31:36Z","timestamp":1438291896000},"page":"1338-1341","source":"Crossref","is-referenced-by-count":16,"title":["In-memory adder functionality in 1S1R arrays"],"prefix":"10.1109","author":[{"given":"A.","family":"Siemon","sequence":"first","affiliation":[]},{"given":"S.","family":"Menzel","sequence":"additional","affiliation":[]},{"given":"A.","family":"Chattopadhyay","sequence":"additional","affiliation":[]},{"given":"R.","family":"Waser","sequence":"additional","affiliation":[]},{"given":"E.","family":"Linn","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/CNNA.2012.6331466"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1088\/0957-4484\/22\/48\/485203"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/NANOARCH.2009.5226356"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref4","article-title":"Access devices for 3D crosspoint memory","volume":"32","author":"burr","year":"2014","journal-title":"1 Vac Sci Technol B"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1038\/nmat2748"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1088\/0957-4484\/23\/30\/305205"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1038\/nature08940"},{"key":"ref8","first-page":"1","article-title":"A Complementary Resistive Switch-based Crossbar Array Adder","author":"siemon","year":"2014"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1016\/j.mejo.2014.09.012"},{"year":"2012","journal-title":"ITRS-The International Technology Roadmap for Semiconductors","key":"ref2"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1002\/adma.200900375"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ISCAS.2014.6865411"}],"event":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2015,5,24]]},"location":"Lisbon, Portugal","end":{"date-parts":[[2015,5,27]]}},"container-title":["2015 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7152138\/7168553\/07168889.pdf?arnumber=7168889","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:19:38Z","timestamp":1490383178000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7168889\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2015.7168889","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}