{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T02:12:08Z","timestamp":1725415928448},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/iscas.2015.7168916","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T17:31:36Z","timestamp":1438277496000},"page":"1446-1449","source":"Crossref","is-referenced-by-count":2,"title":["A mixed cells physical design approach"],"prefix":"10.1109","author":[{"given":"Daniel S.","family":"Guimaraes","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Julia","family":"Puget","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo Augusto","family":"da Luz Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"936","article-title":"Neural networks and Machine Learning","author":"haykin","year":"2008"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2001.939116"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2049059"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICCAS.1991.184506"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512769"},{"key":"ref15","article-title":"Estimador de Potencia e Atraso em Standard-Cells Utilizando Redes Neurais Artificiais","author":"guimaraes","year":"0","journal-title":"IBERCHIP Workshop 2010"},{"article-title":"Algorithms for wire length improvement of vlsi circuits with concern to critical paths","year":"2007","author":"hentschke","key":"ref16"},{"year":"2014","key":"ref17","article-title":"Iscas89 benchmark circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/606603.606608"},{"year":"2009","key":"ref3","article-title":"Progenesys"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2008.4738270"},{"key":"ref5","article-title":"Exact minimumwidth transistor placement without dual constraint for cmos cells","author":"iizuka","year":"0","journal-title":"proc 15th GLSVSLI"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724596"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938108"},{"year":"2014","key":"ref2","article-title":"Nangate library creator"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2007.4402483"},{"key":"ref9","first-page":"696","article-title":"Neural networks - A comprehensive foundation","author":"haykin","year":"1994","journal-title":"MacMillan"}],"event":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2015,5,24]]},"location":"Lisbon, Portugal","end":{"date-parts":[[2015,5,27]]}},"container-title":["2015 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7152138\/7168553\/07168916.pdf?arnumber=7168916","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T15:28:34Z","timestamp":1490369314000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7168916\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iscas.2015.7168916","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}